



	<p>Consider a direct mapped cache of size 16KB with block size 256 Bytes. The size of main memory is 128KB. Find</p> <p>(i) Number of bits in Tag (ii) Tag directory size</p> <p style="text-align: center;">OR</p> <p>Based on memory, how many types are multiprocessors divided into? Explain each type with block diagrams.</p>		
<p><b>SECTION-C</b> <b>(2Qx20M=40 Marks)</b></p>			
Q 10	<p>(a) A 4-way set associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. What are the number of bits for the TAG field?</p> <p>(b) Define Flynn's taxonomy of computer architecture? Explain in detail the various architecture based on Flynn's classification.</p>	<b>10+10</b>	<b>CO3</b>
Q 11	<p>(a) We have 2 designs D1 and D2 for a synchronous pipeline processor. D1 has 5 stage pipeline with execution time of 3 ns, 2 ns, 4 ns, 2 ns and 3 ns. While the design D2 has 8 pipeline stages each with 2 ns execution time. How much time can be saved using design D2 over design D1 for executing 100 instructions? Assume zero delay in the register.</p> <p>(b) With neat architectural diagrams highlight the major differences, pros and cons between hardwired control unit and programmed control unit?</p> <p style="text-align: center;">OR</p> <p>(c) Explain how the address of the next microinstruction is selected with the help of a flowchart.</p> <p>(d) A memory system consists of cache and main memory. If it takes 1 cycle to complete a cache hit and 100 cycle to complete a cache miss. What is the average memory access time if the hit rate in the cache is 97%.</p>	<b>10+10</b>	<b>CO5</b>