1. DSpace at UPES
  2. Knowledge Repository by Schools
  3. School of Engineering
  4. Thesis
Please use this identifier to cite or link to this item: https://dr.ddn.upes.ac.in//xmlui/handle/123456789/1882
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKumar, Adesh-
dc.date.accessioned2015-03-12T11:24:39Z-
dc.date.available2015-03-12T11:24:39Z-
dc.date.issued2014-02-
dc.identifier.citationGuided by : Dr.Piyush Kuchhal and Dr. Sonal Singhalen_US
dc.identifier.urihttp://hdl.handle.net/123456789/1882-
dc.publisherCollege of Engineering, University of Petroleum & Energy Studiesen_US
dc.subjectTelecommunicationen_US
dc.subjectTelecommunication Networksen_US
dc.titleDesign, validation and FPGA implementation of multistage telecommunication networks in HDL environmenten_US
dc.typeArticleen_US
Appears in Collections:Thesis

Files in This Item:
File Description SizeFormat 
Adesh Kumar PhD Thesis.pdf7.91 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.