Name:

Enrolment No:



Semester: V

Max. Marks: 100

Time: 3 hrs

UPES

End Semester Examination, December 2023

Program Name: Electronics & Communication Engineering

Course Name: IC Design and Fabrication

Course Code: ECEG-3081P

Rotate left by 1 bit Rotate right by 1 bit

Nos. of page(s): 2

Instructions: Assume any data in the design, if required.

SECTION A $(50 \times 4M = 20 \text{ Marks})$

	$(5Q \times 4M = 20 \text{ Marks})$		
S. No.		Marks	СО
Q.1	Which generations of integrated circuits are distinct? Discuss with examples	5	CO1
Q.2	Design the 11-bit even/odd parity generator using any HDL with complete functionality.	5	CO2
Q.3	Design the negative edge triggered synchronous 'D' flip flop using flip flop.	5	CO3
Q.4	Detail the concept of ion implantation in IC fabrication.	5	CO4
	SECTION B		
	$(4Q \times 10M = 40 Marks)$		
Q.5	Draw the structure of CPLD (Max Altera 7000) and explain the functionality. Compare the CPLD with FPGA. OR	10	CO4
	Design the full subtractor chip in all styles of modeling.		
Q.7	Design the hardware chip for the functionality of (8x3) encoder using all styles of modeling	10	CO2
Q.8	Discuss in detail the fabrication methodology and steps of npn- BJT	10	CO3
Q.9	Compare ASIC and FPGA technologies based on their design flow, functionality, and types.	10	CO3
	SECTION-C		
	$(2Q \times 20M = 40 Marks)$		
	ot any two of the followings		
Q.10	(a) Design the IC of 16-bit shifter using behavior model that perform the following operation Shift left by 1 bit Shift right by 1 bit	10+10	CO1
	Shift right by 1 bit		

