Name:

Enrolment No:



UPES

End Semester Examination, December 2023

Program Name: Electronics & Communication Engineering/ Electronics & Computer Engineering

Semester: III Time: 3 hrs

Course Name: Digital System Design

Max. Marks: 100

Course Code: ECEG-2037 Nos. of page(s): 2

Instructions: Assume any data in the design, if required.

SECTION-A $(5Q \times 4M = 20 \text{ Marks})$			
S. No.		Marks	CO
Q.1	Explain the followings with example for digital logic families. (a) Fan-in (b) Fan-out (c) Propagation delay (d) Noise Margin (e) Power dissipation	5	CO4
Q.2	Discuss the functionality of JK flip-flop with truth table, characteristics table, equation and support design using NAND and NOR logic.	5	CO3
Q.3	Explain the functionality and logic diagram of the (3 x 8) decoder.	5	CO2
Q.4	Solve the following function minters using 5-variable K-MAP directly or the Tabulation method. $f(A,B,C,D,E) = \sum_{n=0}^{\infty} (m_0,m_2,m_5,m_7,m_8,m_{10},m_{16},m_{21},m_{23},m_{24},m_{27},m_{31})$	5	CO1
	SECTION B (4Q x 10M = 40 Marks)		
Q.5	Design a code converter that accepts 4-bit gray code as inputs and provides 4-bit binary output.	10	CO2
Q.7	Detail the ECL logic family for non-saturated logic with complete description of the logic circuit and operation. How is it applicable for wired logic, AND, and OR operation? OR Design a 4-bit multiplier with complete description of functionality, truth table, and logic diagram that accepts two inputs. Input $A = A_3 A_2 A_1 A_\theta$ input $B = B_3 B_2 B_1 B_\theta$	10	CO4
Q.8	What is the difference between Mealy and Moore FSM? The state diagram of a Mooe FSM is shown. Design the FSM using D/JK flip-flop. $ \begin{array}{c} 0 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	10	CO3

