
Name: Enroln	ment No:			
	UNIVERSITY OF PETROLEUM AND EN			
	End Semester Examination, Jun	ne 2021		
Program: B.Tech-CSE -LLB Time :				
Course Code: CSEG1014 Max. Ma		Max. Marks: 100	rks: 100	
Instru	iction: Attempt all questions. Internal choice is given, where	ever applicable.		
1.	Each Question will carry 5 Marks			
S. No.		Marks	СО	
Q 1	Reduce the following using Boolean Algebra (Type A' in place of (i) $Z = A [B + C(AB + AC)]$ (ii) $Z = \overline{ABC} + (\overline{A + B + C}) + \overline{ABCD}$ .	A wherever applicable.) $2.5 + 2.5 = 5$	CO2	
Q 2	Convert the following as indicated by their base: (Type only the fin (i) $(650)_{10} \rightarrow (\ )_{16}$ (ii) $(CA57)_{16} \rightarrow (\ )_{2}$ (iii) $(7BF)_{16} \rightarrow (\ )_{2}$ (iv) $(110101)_{2} \rightarrow (\ )_{8}$ (v) $(E7F6)_{16} \rightarrow (\ )_{10}$	nal answer). 1 X 5 = 5	CO2	
Q 3	Name the addressing modes involved in the following operations:(i)Pointer(ii)Program Relocation(iii)Array Operation(iv)Stack Operation(v)Constant assignment.	1 X 5 = 5	CO3	
Q 4	Differentiate (i) Hardwired control unit vs. Microprogrammed control (ii) CISC vs. RISC	unit. 2.5 + 2.5 = 5	CO3	
Q 5	The logic circuit shown below enables the liquid crystal display (LC device when the microcontroller is sending data to or receiving dat The circuit will enable the display when $LCD = 1$ . Determine the to enable the LCD.	a from the LCD controller.	CO1	



Q 9	<ul> <li>(i) Explain about priority based interrupt system.</li> <li>(ii) Differentiate between vectored and non-vectored interrupt.</li> <li>(iii) What is the main disadvantage of polling?</li> <li>(iv) Briefly explain about DMA?</li> </ul>	3+2+2 +3 =10	CO4
Q 10	<ul> <li>(i) What is content addressable memory?</li> <li>(ii) A digital computer has a memory unit of (64K X 16) and a cache memory of 1K words. The cache uses direct mapping with a block size of 4 words.</li> <li>(a) How many bits are there in the tag, index, block, and word fields of the address format?</li> <li>(b) How many bits are there in each word of cache, and how are they divided into functions? Include a valid bit.</li> <li>(c) How many blocks can the cache accommodate?</li> </ul>	2+3+3 +2 =10	CO4
Q 11	Explain the following(i)Instruction Cycle(ii)Fetch Cycle(iii)Execution Cycle(iv)Instruction Format(v)Types of Instructions	2 X 5 = 10	CO1
	SECTION-C Each Question carries 20 Marks.		
Q 12	<ul> <li>(i) Explain in detail about the various <i>addressing modes</i>.</li> <li>(ii) Write a sequence of assembly level instructions that will compute the value of {x =(A +B) * (C + D)} using <ul> <li>(a) Three-address instructions</li> <li>(b) Two-address instructions</li> <li>(c) One-address instructions</li> </ul> </li> </ul>	10+ 10 = 20	CO3
	OR		
	<ul> <li>(iii)Write short notes on         <ul> <li>(a) Memory Address Register (MAR)</li> <li>(b) Memory Data Register (MDR)</li> <li>(iv)The adder-subtractor circuit shown below has the following values for inpu mode M and data inputs A and B. In each case, determine the values of the outputs: S3, S2, S1, S0, and C4</li> </ul> </li> <li>M A B         <ul> <li>a 0 0111 0110</li> <li>b 0 1000 1001</li> <li>c 1 1100 1000</li> <li>d 1 0101 1010</li> <li>e 1 0000 0001</li> </ul> </li> </ul>		CO3
	РТО		

