| Name: <br> Enrolment No: |  |  |  |
| :---: | :---: | :---: | :---: |
| UNIVERSITY OF PETROLEUM AND ENERGY STUDIES  <br> Online End Semester Examination, Dec 2020  <br> Course: Computer System Architecture Semester: V <br> Program: B. Tech. CSE + L.L.B (hons.) Cyber Law Time 03 hrs. <br> Course Code: CSEG 2004 Max. Marks: <br> 100  |  |  |  |
| SECTION A1. Each Question will carry 5 Marks2. Numerical answer type you have to writhe the correct answer in the text boxand Multiple choice question answer type in the correct option in the text box. |  |  |  |
| S. No. | Question | CO |  |
| Q 1 | Minimized expression of the following Boolean functionF (A, B, C, D) $=\Sigma \mathrm{m}(0,1,2,5,7,8,9,10,13,15)$ <br> a). $B D+C^{\prime} D+B^{\prime} D^{\prime}$ <br> b). $B B+C D+B D$ <br> c). $A B+B C+C A$ <br> d). B'D + C'D' $+B^{\prime} D^{\prime}$ | CO1 | 5 |
| Q2 | (Numerical answer type) <br> Provide the reverse polish notation for the following expression ( $\$$ is symbol to represent the end of the stack) $\left(\left(3^{\wedge} 2-4 * 1 * 2\right)^{\wedge}(1 / 2)-3\right) /(2 * 1) \$$ | CO2 | 5 |
| Q3 | Calculate the pipelining speed up in the following scenario. 4 stage pipeline system, with stage delay of 20 ns and total 1000 instructions to be executed. <br> a). 3.00 <br> b). 4.88 <br> c). 3.88 <br> d). 4.00 | CO4 | 5 |
| Q4 | (Numerical answer type) <br> Consider a pipelined machine with 6 execution stages of lengths $50 \mathrm{~ns}, 50 \mathrm{~ns}, 60$ $\mathrm{ns}, 60 \mathrm{~ns}, 50 \mathrm{~ns}$, and 50 ns and pipelining delay of 5 ns . <br> - What is the instruction latency on the pipelined machine? <br> - How much time does it take to execute 100 instructions? | $\mathrm{CO4}$ | 5 |


| Q5 | Consider a direct mapped cache of size 32 KB with block size 32 bytes. The CPU generates 32 bit addresses. The number of bits needed for cache indexing and the number of tag bits are respectively <br> a). 10,17 <br> b). 10,22 <br> c). 15,17 <br> d).5,17 | CO5 | 5 |
| :---: | :---: | :---: | :---: |
| Q6 | Which one of the following is true for a CPU having a single interrupt request line and a single interrupt grant line? (Considered Daisy Chaining) <br> a). Neither vectored interrupt nor multiple interrupting devices are possible. <br> b). Vectored interrupts are not possible but multiple interrupting devices are possible. <br> c). Vectored interrupts and multiple interrupting devices are both possible. <br> d) Vectored interrupt is possible but multiple interrupting devices are not possible. | CO 2 | 5 |
| SECTION B <br> 1. Each question will carry $\mathbf{1 0}$ marks <br> 2. Instruction: Write short answer and use diagrams whenever necessary. |  |  |  |
| Q 7 | Write in brief about the instruction cycle and machine cycle and also provide the details about the instruction format with example. | CO 3 | 10 |
| Q 8 | Provide the circuit diagram and characteristics equation of JK flip flop or RS flip flop. | CO1 | 10 |
| Q 9 | Discuss control unit. Differentiate between microprogrammed and Hardwired control unit. | CO2 | 10 |
| Q 10 | Compare, strobe and handshaking of data transfer for I/O devices with diagram. | CO5 | 10 |
| Q 11 | Discuss the daisy chaining approach for handling interrupts in detail with the help of a proper diagram. | CO5 | 10 |
| 1. Each Question carries 20 Marks. Section <br> 2. Instruction: Write long answer.  |  |  |  |
| Q12 | a). Discuss the functionality of encoder decoder. <br> b). Draw the circuit for 4:1 MUX. <br> c). Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20-bit address of a word in main memory. Find the number of bits in the TAG, LINE and WORD fields. <br> OR | $\begin{aligned} & \text { CO1, } \\ & \text { CO5 } \end{aligned}$ | $\begin{gathered} 20 \\ {[6+10+4]} \end{gathered}$ |

[^0]| OR |  |
| :---: | :---: |
| $[4+4+6+6]$ |  |


[^0]:    a). Discuss the functionality of MUX and DEMUX with example. b). Draw the complete circuit of 2 to 8 decoder with truth table. c). Consider a small two-way set-associative cache memory, consisting of four

