Name:	UPES
Enrolment No:	OPE3

UNIVERSITY OF PETROLEUM AND ENERGY STUDIES

End Semester Examination, July, 2020

Programme Name: B. Tech- CSE-All Semester · VI Course Nar **Course Cod**

Nos. of pag

Instruction

a) **BCD addition** b) BCD substraction c) BCD Multiplication

me de ge(s)	:	Microprocessor & Embedded Systems	Fime Max. Mark	: 03 hrs
		ommon to B. Tech- CSE All, 6 th Sem (CCVT, IT-Infra, Mainframe, Cyber Lands, CSF (Cyber Security and Forensics), Graphic & Gaming, Open System		=
Quiz	z Bas	sed Examination		
		ports allow data flow between microcontroller and other data ntroller.	evices suc	h as PC or other Point: 2
	b) c)	GPI interrupts Serial put/output ports All of the above		
Q 2. the		e SP is of 8051 controller is bits wide register. And this may	be defined	d anywhere in Point: 2
	b) c)	"8 byte, on-chip 128 byte RAM." "16 bit, on chip 256 byte RAM." "16 bit, on-chip 128 byte ROM" "8 bit, on chip 128 byte RAM."		
Q 3.	The	e size of internal RAM memory of the 8051 is:		Point: 1
	b) c)	128 bits 128KB 128MB 128 bytes		
		implementing concept of pipelining 8051 controller should have ture.	mem	nory Point: 1
	b) c)	Non-multiplexed Multiplexed Von-Neumann Architecture Harvard Architecture		
Q 5.	Wh	at is the use of Auxiliary carry flag?		Point: 1

d)	All of the above	
Q 6. 8	3051 PSW is also called as	Point: 1
b) c)	Flag Register 91H & 97H 91H & 91H 97H & 97H	
Q 7. N	lumber of banks and number of registers each bank of 8051 controller respectively	y are Point-2
b) c)	4 and 32 4 and 4 4 and 16 4 and 8	
Q 8. Tł	ne length of address bus of 8051 is of bytes?	Point: 1
b) c)	16 8 4 2	
Q 9. Da	ata transfer from I/O to external data memory can only be done with the	command.
		Point: 1
a) b) c) d)	MOVX MOVC MOVXC MOVCX	
Q 10.	To fetch address of next instruction 8051 will do a	Point: 1
a) b) c) d)	Write operation from program counter 000FH Read and write operation from program counter Read operation from program counter None of the above	
Q 11. ' CLR C	'What is the value of carry flag and auxiliary carry flag after the end of following pomov A, #3FH	rogram: Point: 1
	MOV R3, #23H	
	ADD A,R3 "	
a) b) c) d)	"CY=1,AC=0" "CY=0,AC=0" "CY=1,AC=1" "CY=0,AC=1"	
Q 12. '	The content of B register after execution of following instructions:	Point: 1

MOV A, # 74

MUL AB'	•
---------	---

a)	B=04	
b)	B=03	
c)	B=02	
d)	B=05	
Q 13. "	What is the content of register A after the execution of following instructions: Point:	1
	MOV A, #45H	
XRL A,	#54H	
a)	15H	
b)	11H	
c)	20H	
d)	2CH	
	P1.2. is used to control an outdoor light and P1.5 is used to control the light side the buil	_
SETB C	ORL C, P1.2 MOV P1.2,C CLR C ANL C,P1.5 MOV P1.5,C" point:	2
a)	Both Lights Off	
b)	Both Lights On	
c)	Outdoor Light ON and side Light OFF	
d)	Outdoor Light OFF and side Light ON	
Q 15. "	Find the content of register A after the following instruction is executed: Point: 1	
MOV A	A,#56H SWAP A RR A RR A"	
a)	52H	
b)	59H	
c)	62H	
d)	65H	
Q 16. "	CJNE A, data means Point:	1
a)	Jump if A is not equal to data	
b)	Jump if A is equal to data	
c)	Jump and decrement A	
d)	Jump and increment A	
Q 17. "	Find how many times the loop will run? MOV A,#55H MOV R3,#10H Point	:: 1
NE	XT: MOV R2,#70H AGA: CPL A DJNZ R2,AGA DJNZ R3, NEXT"	
a)	70	
b)	700	
c) d)	699 701	
uj	701	
0 18 '	"Find the content of register R1 after the execution of following program:	

Point: 1

CLR C	MOV A,#02H	ADDC A,#0FCH	MOV R1, A"	
a) b) c) d)	FDH FEH FFH FBH			
Q 19. "	Find out the content	of PSW after the execu	ition of the following ins	truction. Point: 1
	MOV A, #0B	FH ADD A,#1BH'	1	
a) b) c) d)	41H 51H 45H 54H			
Q 20. "	Fd the content of reg	ister A after the follow	ing instruction is execut	ed: Point: 1
CLR A	ORL A, #99H	CPL A"		
a) b) c) d)	33H 66H 55H 44H			
Q 21. 8	3051 C programming	what is the significance	e of for(;;) instruction	Point: 1
a) b) c) d)	infinite loop infinite loop Loop will run 1000 t None of These	imes		
Q 22. 8	3051 C programming	the magnitude of the r	number ranges from?	Point: 1
b) c)	0 to 255 -32768 to 32767 0 to 65535 -128 to 127			
Q 23. 8	3051 C programming	what is the output at P	O port after the executi	on of following Point: 1
instruc	tion?	P0=0X6<<3		
a) b) c) d)	03H 0CH 09H 05H			
Q 24. " range)? P1++;			P1 port then how many void ma(void) {	times it will glow (count P1=00H for(;;) {
a)	count from 00 to FF	:H		Point: 2

c)	count from 00 to 10H count from 00 to 55H count from 00 to 20H	
Q 25. V	What is the output of the following instruction? P1=0X54H^0X78H	Point: 1
b) c)	20H 2CH 24H 26H	
Q26. I	n LCD RS Pin is anpin	Point: 1
b) c)	input Output Both put and output None of These	
	Identify the row and column of the pressed key 4X4 Keyboard D3-D0=1110 for 11 for the column"	the row, D3 Point: 1
b) c)	Key 9 Key 2 Key 5 Key 9	
	LED interfacing if 8 LEDs are connected to P1 port, then for blkg alternate LED who be sent to port P1?"	nat hexcode Point: 1
b) c)	AAH 81H 42H 24H	
Q 29. S	Seven display which hexcode should be sent to display number 2 at the output	Point: 1
c)	BFH 86H DBH EFH	
Q 30. V	Which of the following is one of the type of analog to digital converter?	Point: 1
b) c)	R/2R Ladder Network Successive Approximation Binary weighted None of These	
Q 31. '	" 8085 microprocessor, how many interrupts are maskable."	Point: 1
b)	Two Five three Four	

Q 32.	The instruction RET executes with the following series of machine cycle	Point: 1
a) b) c) d)	"Fetch, read, write" "write, read, fetch"	
Q 33. ' is/are	'If the interrupt is to be vectored to any memory location then which of the above?	e interrupt Point: 1
1 . TR		
2. RST	5.5	
3. RST	6.5	
4. RST	7.5	
5. TRA	P"	
b) c)	1 and 2 only 1 only "1, 2, 3 and 4" 5 only	
Q 34. '	'Consider the following statements:	Point: 1
1. Aux	iliary carry flag is used only by the DAA and DAS instruction.	
2. Zero	o flag is set to 1 if the two operands compared are equal.	
3. All c	onditional jumps are long type jumps."	
b) c)	1 and 3 only "1, 2 and 3 only" 1 and 2 only 2 and 3 only	
Q 35. '	'8085 microprocessor, the address for 'TRAP' interrupt is"	Point: 1
a) b) c) d)	002C H 0024 H 0034 H 003C H	
Q 36. '	' 8085, the RST instruction will cause an interrupt"	Point: 1
a) b) c) d)	only if the interrupt mask bit is set to 0	
	'What will be the value the memory location 7101H after the execution of the fo	llowing code? Point: 2

LXI H,7100H

MOV A, M	
CMA	
R A	
STA 7101H	
HLT"	
a) 58H b) 59H c) 5AH d) none of these	
Q 38. The 8085 microprocessor enters to bus idle machine cycle whenever Point	:: 1
 a) TR interrupt is recognized b) DAD RP instruction is executed c) RST 7.5 is recognized d) none of these 	
Q 39. "How many times NOP instruction will be executed the following program; MVI A, 10H	
MVI B, 10H Point	:: 1
BACK: NOP	
ADD B	
RLC	
JNC BACK	
HLT"	
a) 3 b) 2 c) 10 d) 4	
Q 40. "What is the content of A-Register at the end of this program? Point	: 1
XRA A	
MVI B, FOH	
SUB B "	
a) OFH b) 10H c) FOH d) OEH	

Point: 1

Q 41. "What is the content of A at the end of this program?

MVI A, 35H

		ACI 26H	"
a)	C5H		
b)	5CH		
c)	CCH		
d)	55H		
2.	"What is the content of A at the end	of this progr	ar

Q 42 m? Point: 1

MVI A, 06H

RLC

MOV B, A

RLC

RLC

ADD B

- a) 18H
- b) **3Ch**
- c) C2H
- d) 22H

Q 43. "What is the status of z flag, cy flag, sign flag at the end of this program? Point: 1

MVI A, 02H

MVI B, 03H

ADD B

XRA A

- a) **"1,0,0 "**
- b) "0,1,0 "
- c) "1,0,0 "
- d) "1,0,1"

Q 44. "What is the content of Register A at the end?

Point: 1

XRA A

MVI B, 4DH

SUI 4FH

ANA B

HLT"

- a) **01h**
- b) 0DH
- c) 00H

d)	10H	
Q 45. " MVI B,	Calculate the total delay for the given set of instructions FFH	(internal clock frequency is 3MHz) Point: 2
LOOP:	DCR B	
JNZ L	OOP	
RET	·II	
a) b) c) d)	1400μs. 1194.66μs. 1400.66μs. 1440μs.	
Q 46. "	Calculate the total delay for the given set of instructions	(internal clock frequency is 6 MHz)
MVI B,	FFH	Point: 2
L1: MV	'I C,FFH	
L2: DCF	RC	
JNZ L	.2	
DCR	В	
JNZ L	1	
RET"		
b) c)	152.5 μs. 305μs. 102.5 μs. 752.5 μs.	
Q 47. " LXI B,FI	Calculate the total delay for the given set of instructions FFFH	(internal clock frequency is 3 MHz) Point: 1
LOOP:	DCX B	
MOV A	4,В	
ORA C		
JNZ LO	OOP	
RET"		
c)	1.52428s 0.52428s 2.34 μs. 6.34 μs.	
0.48."	Consider the following statements:	Point: 1

1. Auxiliary carry flag is used only by the DAA and DAS instruction.

2. Zero	flag	is set to 1 if the two operands compared are equal.	
3. All c	ondi	tional jumps are long type jumps"	
b) c)	"1, 1 a	nd 2 only 2 and 3 only" nd 3 only nd 3 only	
Q 49. A		$^{ m AD}$ H" instruction is the same as shifting each bit by one position to the right wi	th a zero Point: 1
b) c)	left	t with a zero inserted LSB position	
Q 50. V	Vhat	type of instructions can potentially change the sequence of operations a prog	ram?
		F	Point: 1
b) c) d)	Bra Dat Arit	gical instructions anch instructions ta transfer instructions thmetic instructions	
Q 51		is defined as a combination of letters to suggest the operation of an ins	struction.
		F	Point: 1
a) b) c) e)	Ope Byt	nemonic code ce ne of these	
Q 52. F	or a	data transfer operation	Point: 1
b) So c) So	ource ource	nts of Source are destroyed & of destination are changed e are destroyed & of destination are not changed e are not destroyed & of destination are changed e are not destroyed & of destination are not changed	
		instruction/s can alter the sequence of a program either by calling/return when a condition is met.	urning Point: 1
	b) c)	Return Call Jump All of the above	
Q 54. T	о со	mmunicate with memory the microprocessor unit should be able to	Point: 1
	b)	Select the chip Identify Register R/W from or to register	

d)	All of the above		
Q 55. The number of address les required for 8K memory chip are Point: 1			
a)	13		
· ·	12		
c)	11		
d)	14		
	e content of register A $\&$ B is FFH and 98H respectively, determine the content or $\&$ flag register after executing ADD B instruction."	t of Point: 1	
a)	97H & 91H		
•	91H & 97H		
•	91H & 91H		
d)	97H & 97H		
Q 57. The 8	3085 can respond to following externally initiated operations	Point: 1	
a)	Reset		
b)	Hold		
c)	interrupt		
d)	All of the above		
Q 58. Devid	ces used for interconnecting peripherals with 8085 include	Point: 1	
a)	Buffers		
b)	Decoder/Encoder		
c)	Latches		
d)	All of the above		
Q 59. The s	status of indicates data conditions after an ALU operation 8085.	Point: 1	
a)	Flag Register		
b)	instruction Register		
c)	Stack Pointer		
d)	None of the above		
Q 60. For an 8K byte memory if the address of last location is FFFFH then the starting address is Point: 1			
a)	0000H		
a) b)	000FH		
c)	E000H		
d)	F000H		
uj	100011		
Q 61. "The instruction MOVB,M copies the contents of memory location register B. It is a 1 byte			
instruction with two machine cycles and seven T-states. The second machine cycle and its control signal are" Point: 1			
a)	Memory Read; RD'		
b)	Memory Write ; WR'		
c)	I/O Write ; WR'		

d) I/O Read; RD'

Q 62. "If the 18-T states	ne clock frequency is 5MHz, then how much time is required to execute an in?"	struction of Point: 1
a)	5.2μs	
	1.8µs	
c)	3.6μs	
d)	3 μs	
Q 63. The _	signal helps differentiating between put and output ports of same a	ddress 8085 Point: 1
a)	Timing	
-	Control	
c)	Status	
d)	None of the above	
Q 64. The o	data bus 8085 is	Point: 1
a)	bi-directional	
b)	partially unidirectional & partially bi-directional	
c)		
d)	None of the above	
Q 65. The	sequence of instruction execution 8085 is performed by	Point: 1
a)	Program Counter	
b)	Stack Pointer	
c)	instruction Register	
d)	Accumulator	
Q 66. Whic	h of the following is/are sync pulses indicating availability of data on the data	a bus?
		Point: 1
a)	RD'	
	WR'	
c)	Both a. & b	
d)	None of the above	
	ume that the accumulator contains data byte 82H, and the instruction MOVC hat is the first step decoding and executing the instruction 8085?"	,A (4FH) is Point: 1
a)	Transfer the content of temporary register to register C.	
b)	Transfer the contents of A to temporary register ALU.	
c)	Place the content of data bus (4FH) the instruction register and decode in	struction
d)	None of the above	
	tify IO/M', RD' and WR' as status or control signals respectively. (Consider sa	
sequence)"		Point: 2
a)	"Status,Control,Status"	
b)		
c)	"Control, Status, Status"	
d)	"Status, Control, Control"	

Q 69. "Mostly opcode fetch, memory read and memory write cycles consist of,states respectively."			T-
b) c)	" 4,3,3 " "3,4,4" "3,4,3" "4,3,4"		
Q 70. For w	which of the following 8085 instruction flag register is affected?	Point: 1	
b) c)	IN INX INR DCX		
Q 71. Whic	h pin of the LCD is used for adjusting its contrast?	Point: 1	
b) c)	VCC R/W VEE RS		
	following Five instructions are executed on 8085 Microprocessor: The result or after last instruction is MVI A, 33H; MVI B, 78 H; ADD B; CMA; ANI 32 H		
b)	00 H 10 H 11 H 32 H		
Q 73. For a	RTOS system the interrupt latency should be	Point: 1	
	less more equal unequal		
Q 74. The f	unction of the personal computer using a user is an example of	Point: 1	
b) c)	Hard Real time system Soft real time system Uncoded Real time system None		
Q 75. Whic	h is not a tool for RTOS	Point: 1	
,	Vx works Free scale Max Keil Quatus-2 For NIOS-II		
•	STA 2003H instruction in 8085 microprocessor takes	Point: 1	

	c)	10 Tstates 13T states 16 T states	
Q 77.	LDA 2	050 instruction in 8085 Microprocessor is an example of	Point: 1
	b) c)	Direct addressing direct addressing Implied addressing Immediate addressing	
Q 78.	Whic	h is not the state of a task in RTOS	Point: 1
	b) c)	Ready Running Dormant Kernel	
Q 79.	. Who	is the core of the operating which is responsible for management of the task	Point: 1
	b) c)	Kernel Dispatcher BIOS None of above	
Q 80.	Whic	h is not an example of Semaphore	Point: 1
	b) c)	Binary Counting Mutex Kernel	
Q 81.	. Whic	h is not an example of Scheduling RTOS	Point: 1
	b) c)	Pre-emptive scheduling Non preemptive Scheduling Round Rob Scheduling Deadlock	
Q 82.	Whic	n instruction is used indexed addressing 8051 microcontroller	Point: 1
	b) c)	MOV MOV X MOV @RI "MOV A, @ A+DPTR"	
Q 83.	. Whic	h IC is used to interfact the 8051 microcontroller to DC motor	Point: 1
	b)	L M 35 L C 28 L293D MAX 232	

a) 7 Tstate

Q 84. Asynchronous Communication the start bit is always Point: 1			
b) c)	O (Logic Low) 1 (logic high) d (don't care) x(undetermined)		
	microprocessor ask each device a sequence where it is ready for communicat ne technique called is	ion or data Point: 1	
b) c)	polling interrupt Task management Synchronization		
Q 86. "The 8085 microprocessor has the data A= 10101010, After rotating the data two times, to output will" Point:			
•	1111 11110000 10101010 1010101		
Q 87. If the clock frequency of 8085 microprocessor is 3 MHZ. Then the time period for the instruction JNZ 10T- state will be			
b) c)	5 microsecond 3.3 microsecond 10 microsecond 3 microsecond		
Q 88. How chip	many memory chips are required to configure a (4KX8) memory size using (2	256 x 8) RAM Point: 1	
c)	4 16 32 64		
Q 89. The h	nigh level language program is converted to machine language	Point: 1	
b) c)	Assembler Compiler Cross compiler Linker		
Q 90. Which instruction is used to add 16-bit number 8085 microprocessor Point: 1			
	ADD ADC DAD SUB		