Name:

Enrolment No:



UNIVERSITY OF PETROLEUM AND ENERGY STUDIES

End Semester Examination, December 2019

Course: Digital System Design

Program: B.Tech ECE
Course Code: ECEG 2028

Semester: III

Time: 03 hrs. Max. Marks: 100

Instructions: All diagrams to be drawn by Pencil

S. No.	QUESTION	Marks	CO
	SECTION A	5:	x4=20
1.	Realize through NAND gates after simplification in K-Map for the function $f_1(x, y, z) = \sum (0, 1, 2, 5, 6)$	4	CO1
2.	What are the advantages of PLDs over fixed function ICs?(OR) Explain about registers in Digital logic design.	4	CO2
3.	Distinguish between latch and Flip Flop.	4	CO3
4.	What are the various methods used for triggering flip-flops? Explain with examples.	4	CO4
5.	Write about Emitter coupled logic Gate with a neat diagram.	4	CO5
	4X10 =40		
6.	Realize a Boolean function $F(w,x,y,z) = \sum (12,3,6,7,12,15)$ using Multiplexer.	10	CO2
7.	Convert J-K flip-Flop into D-Flip Flop	10	CO3
8.	Design a shift register in which all the inputs are fed in parallel and outputs are collected in serial.	10	CO4
9.	Realize functions F ₁ =(AB+AC+AB'C), F ₂ = (AB+B'C)' and F ₃ = AB' +C using PLA. (OR) Explain about the four types of Shift Registers.	10	CO5
	SECTION B	2X20	=40
10.	(a)Design a sequential circuit for the below state diagram fig 1 using T- flip flops	15	CO4
	(b)Implement Full Adder operation using Multiplexer.	5	

	1/1 1/0	0/0	Present Sta				
fig 1 (a)Design a 4 bit universities table	onthoras added	egister a	and draw the circ	cuit with the give	en mode of	10	
oberanon table.						10	
operation table.	S_1	S_0	Operation]		10	
operation table.	S_1	S ₀	Operation Shift right			10	
operation table.				_		10	
operation table.	0	0	Shift right			10	
operation table.	0	0	Shift right Shift left			10	
(b) Design a combina LEDs should glow acc	0 0 1 1 tional circuit	0 1 0 1 1 it which	Shift right Shift left Parallel Inhibit clock)-9 and the		
(b) Design a combina	0 0 1 1 cording to the stiplexer using the sti	0 1 0 1 it which he binary (0 ng 4x1	Shift right Shift left Parallel Inhibit clock a give the display input fed to the OR) Multiplexers on	e circuit inputs.			