



<b>Name:</b> <b>Enrolment No:</b>			
<b>UPES</b> <b>End Semester Examination, May 2024</b>			
<b>Course: Analog and Digital Electronics</b> <b>Program: B. Tech Mechatronics</b> <b>Course Code: ECEG-2030</b>		<b>Semester: IV</b> <b>Time : 03 hrs.</b> <b>Max. Marks: 100</b>	
<b>SECTION A</b> <b>(5Qx4M=20Marks)</b>			
S. No.	<b>Attempt all the questions.</b>	<b>Marks</b>	<b>CO</b>
Q 1	An op-amp has a CMRR of 90 dB. If the common-mode gain is 0.01, calculate the differential gain.	4	CO2
Q 2	Convert the following: i. (101100111) <sub>BCD</sub> to Excess-3 code ii. (101100.1100) <sub>Gray Code</sub> to Binary	4	CO1
Q 3	Calculate the output voltage if $V_1 = 300$ mV and $V_2 = 700$ mV.  	4	CO2
Q 4	Describe the inverting and non-inverting op-amp using suitable configuration and derive the gain expression.	4	CO1
Q 5	Simplify the Boolean function: $F(w, x, y) = \pi (1, 3, 4, 7)$ that has the don't-care conditions $d(w, x, y) = \sum (0, 2, 5)$	4	CO3
<b>SECTION B</b> <b>(4Qx10M= 40 Marks)</b> <b>Answer any four questions</b>			
Q 6	Compare and contrast voltage feedback and current feedback configurations in amplifier circuits.	10	CO3
Q 7	Describe the internal block diagram and operation of the 555 timer IC. Explain how it can be configured as an astable multivibrator.	10	CO2
Q 8	Determine the values of Current gain $A_i$ , $R_i$ , Voltage gain $A_v$ and $Y_o$ for a Common base configuration circuit, if the h-parameters are $h_{fb} = -0.95$ ; $h_{ob} = 0.45 \mu\text{A/V}$ ; $h_{ib} = 21 \Omega$ ; $h_{rb} = 2.9 \times 10^{-6}$ ; $R_i = R_s = 1 \text{K}\Omega$ ; $R_L = 10 \text{K}\Omega$ .	10	CO4
Q 9	Design a 4-bit Synchronous UP counter using JK flip flop and write down the steps involved in the designing process.	10	CO4

Q10	Design a 4-bit ring counter using D flip-flops and explain the change in cycles through its states. Discuss the applications of ring counters in digital systems.	10	CO4
<b>SECTION-C (2Qx20M=40 Marks)</b> <b>Answer any two questions</b>			
Q 11	a. Design a JK flip-flop using SR flip flop. Also, derive the expression for the excitation table. b. Implement the 3-input full subtractor circuit using logic gates.	15+5	CO4
Q 12	a. Design and explain the operation of SIPO shift register. b. Design a sequence generator with the following sequence: 0-2-5-4-7.	10+10	CO4
Q 13	a. Design a 4- bit Parallel adder circuit using suitable diagram. b. Calculate the output voltage of the given integrator Op-Amp.	10+10	CO4
	